2x instructions for unaligned access. Might need extra bound space if at the trailing end of structure or heap object. Not applicable if upper bound is 8 byte aligned. Load upper precedes load instruction. Use in packed record or binary data parser lexer.
Same latency will result from l1 cache as aligned.